



高速訊號基頻模組

P/N: ZYNQ_TEL V4.0



ZYNQ_TEL V4.0 is designed for communication equipment as signal processing and control application. This module builds with Xilinx Zynq-7000 series SOC chip and high speed ADC & DAC which has excellent wideband and narrowband spurious-free dynamic range. It features precise clock generation, adjustable I/O voltage, watchdog timer, 2 channels of 250MSPS analog input and output.

Specifications

- FPGA主晶片型號Zynq-7000 XC7Z100-2FFG900I
- W 181mm(± 2 mm) x D 67.6mm(± 2 mm) Board Size
- 具150 pin I/O連接器(User I/O connector)且與訊號控制轉接板週邊訊號相對應接頭廠牌:Samtec, 接頭型號:QTS-075-01-F-D-RA-WT
- 操作電壓為5V
- 系統時脈:
 - a. 具VCTCX0 20MHz(± 3 ppm)參考時脈
 - b. 處理系統(PS)具備33.33 MHz($\pm 1\%$)時脈產生
 - c. FPGA可使用外部輸入參考時脈且可與系統時脈VCTCX0做切換
- 外部輸入參考時脈使用SSMB接頭 (公)
- 輸出入介面電壓可調VADJ (1.80V/2.50V/3.30V) 需要3個區塊(bank)可調, 預設值為3.3V
- 具看門狗實時時鐘(Watch dog Reset RTC)IC, 可外接電源供電RTC。
- 具LED指示燈
 - 電源啟動(Power) ●通用型輸入輸出(GPIO)指示燈*4 ●燒錄指示燈(FPGA Done)
- 具 Micro SD插槽
- 將標準接頭之訊號線拉至I/O連接器
 - a. UART port 3組
 - b. Ethernet(10/100M) port 2組
 - c. USB port 1組
 - d. JTAG port 1組
 - e. I2C port 1組
- DAC 晶片型號AD9747BCPZ, 並將DAC輸出拉至I/O連接器
- ADC晶片型號AD9643BCPZ-250,
啟動時脈後, 於頻譜20MHz(± 10 MHz), 雜訊位準需 ≤ -92 dBm
- ADC 輸入訊號使用SSMB接頭 (公)
- ADC及DAC參考時脈由FPGA直接輸入
- FPGA 與 ADC/DAC腳位連接
- 具EMMC 8 GBytes
- 具DDR3 Component Memory 1 GB(含) 以上(PS)
- 具QSPI Flash 256 Mb
- 具EEPROM 64 KBytes
- 提供作業系統下進行周邊裝置 Ethernet、UART、SPI、I2C等啟用與傳輸訊號驗測之範例(sample code)與相關驅動程式(driver)

FPGA Block Diagram

