



# ETHERNET PHY CARD

## for BIXMB425AD Network Processor Base Card



THIS SCHEMATIC IS PROVIDED 'AS IS' WITH NO WARRANTIES WHATSOEVER, INCLUDING ANY WARRANTY OF MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR ANY PARTICULAR PURPOSE, OR ANY WARRANTY OTHERWISE ARISING OUT OF ANY PROPOSAL, SPECIFICATION OR SAMPLE. Intel disclaims all liability, including liability for infringement of any proprietary rights, relating to use of information in this specification. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted herein.

<b>Intel Corp</b> 2200 Mission College Blvd Santa Clara, CA 95052		
Title <b>BIXD100 ETHERNET PHY CARD</b>		
Size B	Page Title Title Page / Block Diagram	Rev 0.97
Date: <u>Wednesday, July 10, 2002</u>		Sheet <u>1</u> of <u>4</u>

# SCHEMATIC ANNOTATIONS

# REVISION HISTORY

Rev 0.97    \* Schematics for prototype build

## VOLTAGE RAILS


+12V	Not used on this module. Generated on IXP425 baseboard.
+5V	Not used on this module. Generated on IXP425 baseboard.
+3V3	Generated on IXP425 baseboard. Supplied to the LXT972 and surrounding circuitry.
+3V3_ENET	Analog power generated from +3.3V on this module. Supplied to the LXT972 and surrounding circuitry.
+2.5V	Not used on this module. Generated on IXP425 baseboard.
-32V	Not used on this module. Generated on IXP425 baseboard.
-64V	Not used on this module. Generated on IXP425 baseboard.



## GROUND

GND_DIGITAL	Digital Ground Plane
-------------	----------------------

## DESIGN NOTES

0.0 ohm resistors are placed to allow accessibility to nodes that may be of interest.	
_DNP	Do Not Populate this component if this designation is found on component's schematic.


<div>Intel Corp</div> <div>2200 Mission College Blvd</div> <div>Santa Clara, CA 95052</div>			
Title    BIXD100 ETHERNET PHY CARD			
Size B	Page Title Schematic Notes		Rev 0.97
Date:    Wednesday, July 10, 2002		Sheet    2    of    4	




Note: One 250V 0.47uF decoupling capacitor is used for the -32V and -64V voltage rails

Note: One 10uF decoupling capacitor is used for each positive voltage power pin.


MP1-MP4 are to be placed in the four corners of the board.



M1-M4 are to be placed along the board edge.



Silkscreen:



<b>Intel Corp</b> 2200 Mission College Blvd Santa Clara, CA 95052		
Title <b>BIXD100 ETHERNET PHY CARD</b>		
Size B	Page Title Board-To-Board Connector	Rev 0.97
Date: Wednesday, July 10, 2002		Sheet 3 of 4

Note: JP2 defines the address of the LXT Module. The address set by these jumpers must be different if two LXT972 modules are on the IXP425 baseboard.

