


BIXMB425BD (REV A4) Base Card



THIS DOCUMENT IS PROVIDED "AS IS" WITH NO WARRANTIES WHATSOEVER, INCLUDING ANY WARRANTY OF MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR ANY PARTICULAR PURPOSE, OR ANY WARRANTY OTHERWISE ARISING OUT OF ANY PROPOSAL, SPECIFICATION OR SAMPLE. INTEL DISCLAIMS ALL LIABILITY, INCLUDING LIABILITY FOR INFRINGEMENT OF ANY PROPRIETARY RIGHTS, RELATING TO USE OF INFORMATION IN THIS DOCUMENT AND NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED HEREIN. INTEL CORPORATION ASSUMES NO RESPONSIBILITY OR LIABILITY FOR ANY ERRORS OR INACCURACIES THAT MAY APPEAR IN THIS DOCUMENT OR ANY SOFTWARE THAT MAY BE PROVIDED IN ASSOCIATION WITH THIS DOCUMENT. THE INFORMATION IN THIS DOCUMENT IS FURNISHED FOR INFORMATIONAL USE ONLY, IS SUBJECT TO CHANGE WITHOUT NOTICE, AND SHOULD NOT BE CONSTRUED AS A COMMITMENT BY INTEL CORPORATION.

These schematics should not be used as a reference design. Customers should consult the latest Intel IXP4XX datasheet for their design.

Intel Corp 2200 Mission College Blvd Santa Clara, CA 95052		
intel		
Title BIXMB425BD (REV A4) BASE CARD		
Size B	Page Title Title Page / Block Diagram	Rev 1.2
Date: Friday, October 03, 2003 Sheet 1 of 31		

SCHEMATIC ANNOTATIONS

VOLTAGE RAILS

+12V	Received through power connector. Supplied to PCI slots, Utopia, HSS0, HSS1, and ethernet modules.
+5V	Received through power connector. Supplied to PCI slots and the Utopia, HSS0, HSS1, and ethernet modules.
+5V_USB	Received on USB port and used for USB line pull-up.
+3V3	Received through power connector. Supplied to PCI slots, flash, I2C EEPROM, serial ports, SDRAM, and the Utopia, HSS0, HSS1, and ethernet modules.
+3V3_CJ	Derived from the +3V3 rail to allow power measurement on IXP425. Supplied to IXP425 processor.
+2V5	Received through power connector. Supplied to Utopia, HSS0, HSS1, and ethernet modules.
+1V3	Derived from the +3V3 rail. Used by the IXP425 processor.
-64V	Received through power connector. Supplied to HSS0, HSS1, and ethernet modules.
-32V	Received through power connector. Supplied to HSS0, HSS1, and ethernet modules.

GROUND

GND_DIGITAL	Digital Ground Plane
-------------	----------------------

DESIGN NOTES

0.0 ohm resistors are placed to allow accessibility to nodes that may be of interest.
_DNP Do Not Populate this component if this designation is found on component's schematic.

RELATED DOCUMENTATION

	DOCUMENT #
Intel® IXP4XX Product Line and IXC1100 Control Plane Processors Hardware Design Guidelines	252817
Intel® IXP4XX Product Line and IXC1100 Control Plane Processors Specification Update	252702
Intel® IXP4XX Product Line and IXC1100 Control Plane Processors Datasheet	252479
Intel® IXP4XX Product Line and IXC1100 Control Plane Processors Developer's Manual	252480
Intel® IXP400 Software Specification Update	273795
Intel® IXP400 Software Programmer's Guide	252539
Intel® IXP4XX Product Line and IXC1100 Control Plane Processors: I2C Implementation Using the GPIO Pins	252137
Intel® LXT971A/972A 3.3V PHY Transceivers Design and Layout Guide Application Note	249016
Intel® IXP425 / IXC1100 Development Platform Schematics	N/A

Note: Documentation is available on developer.intel.com

REVISION HISTORY

Rev 1.00	* Original Release (Rev A2 Base Card)
Rev 1.10	* Updated IXP425 pin D25 pull-down resistor. (Rev A3 Base Card)
Rev 1.20	* Added Design Notes for JTAG. Changed circuitry for PWRON_RST_N. Added power sequencing circuit. (Rev A4 Base Card)

TABLE OF CONTENTS


PAGE 01	TITLE / BLOCK DIAGRAM	PAGE 17	UART PORTS
PAGE 02	SCHEMATIC NOTES (1/2)	PAGE 18	USB CONN / BONUS DEVICES
PAGE 03	SCHEMATIC NOTES (2/2)	PAGE 19	PCI RESISTORS
PAGE 04	IXP425 - MII, UTP, JTAG (1/4)	PAGE 20	PCI SLOT #0 (33/66MHz)
PAGE 05	IXP425 - EXPB, USB, HSS (2/4)	PAGE 21	PCI SLOT #1 (33/66MHz)
PAGE 06	IXP425 - PCI, SDRAM, UART, GPIO (3/4)	PAGE 22	PCI SLOT #2 - #3 BUS SWITCH
PAGE 07	IXP425 - Vcc, Vccp, Vss (4/4)	PAGE 23	PCI SLOT #2 (33MHz)
PAGE 08	SDRAM	PAGE 24	PCI SLOT #3 (33MHz)
PAGE 09	ETHERNET CONNECTORS	PAGE 25	CPCI EDGE CONNECTOR
PAGE 10	DSL CONNECTOR	PAGE 26	PCI PULL-UPS AND CONFIG
PAGE 11	HSS0 CONNECTOR	PAGE 27	EXPB & PCI CLOCKING
PAGE 12	HSS1 CONNECTOR	PAGE 28	RESET CIRCUITRY
PAGE 13	BOOT ROM / I2C EEPROM	PAGE 29	POWER
PAGE 14	HEX DISPLAY / LED INDICATORS	PAGE 30	BOUNDARY SCAN
PAGE 15	EXPB CONFIG STRAPS	PAGE 31	JTAG ICE PORT
PAGE 16	GPIO LEDS AND ROUTING		

THIS DOCUMENT IS PROVIDED "AS IS" WITH NO WARRANTIES WHATSOEVER, INCLUDING ANY WARRANTY OF MERCHANTABILITY, NON-INFRINGEMENT, FITNESS FOR ANY PARTICULAR PURPOSE, OR ANY WARRANTY OTHERWISE ARISING OUT OF ANY PROPOSAL, SPECIFICATION OR SAMPLE. INTEL DISCLAIMS ALL LIABILITY, INCLUDING LIABILITY FOR INFRINGEMENT OF ANY PROPRIETARY RIGHTS, RELATING TO USE OF INFORMATION IN THIS DOCUMENT AND NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED HEREIN. INTEL CORPORATION ASSUMES NO RESPONSIBILITY OR LIABILITY FOR ANY ERRORS OR INACCURACIES THAT MAY APPEAR IN THIS DOCUMENT OR ANY SOFTWARE THAT MAY BE PROVIDED IN ASSOCIATION WITH THIS DOCUMENT. THE INFORMATION IN THIS DOCUMENT IS FURNISHED FOR INFORMATIONAL USE ONLY, IS SUBJECT TO CHANGE WITHOUT NOTICE, AND SHOULD NOT BE CONSTRUED AS A COMMITMENT BY INTEL CORPORATION.

These schematics should not be used as a reference design. Customers should consult the latest Intel IXP4XX datasheet for their design.

Intel Corp

2200 Mission College Blvd
Santa Clara, CA 95052



Title

BIXM8425BD (REV A4) BASE CARD

Size

B

Page Title

Schematic Notes

Rev

1.2

Date:

Friday, October 03, 2003

Sheet

2

of

31

**These schematics may not reflect some versions of the
manufactured board. Contact your Intel representative for details.**


Intel Corp
2200 Mission College Blvd
Santa Clara, CA 95052




Title **BIXMB425BD (REV A4) BASE CARD**

Size Custom	Page Title Schematic Notes	Rev 1.2
----------------	-------------------------------	------------

Date: Friday, October 03, 2003 Sheet 3 of 31





See the datasheet for requirements for unused interfaces. (available on developer.intel.com)

LAYOUT NOTE:
These series damping resistors should be placed as close as possible to IXP425. Their values were tuned based on signal integrity simulations.

These schematics should not be used as a reference design.
Customers should consult the latest Intel IXP4XX datasheet for their design.

Intel Corp

2200 Mission College Blvd
Santa Clara, CA 95052

intel

Title **BIXMB425BD (REV A4) BASE CARD**


Size
R

Page Title

IXP425 - PCI SDRAM UART GPIO (3/4) Rev 1.2


Date: Friday, October 03, 2003

Sheet 6 of 3




Pin AF3 is reserved. For pin D25, a 34 ohm, 1% resistor must be populated.


I/O Decoupling






Core Decoupling



These schematics should not be used as a reference design. Customers should consult the latest Intel IXP4XX datasheet for their design.


Intel Corp 2200 Mission College Blvd Santa Clara, CA 95052			
Title BIXMB425BD (REV A4) BASE CARD			
Size B	Page Title IXP425 - Vcc, Vccp, Vss (4/4)		Rev 1.2
Date:	Friday, October 03, 2003	Sheet	7 of 31



Refer to the Intel® IXP4XX Product Line and IXC1100 Control Plane Processors Datasheet for the supported memory configurations.

These schematics should not be used as a reference design. Customers should consult the latest Intel IXP4XX datasheet for their design.


Intel Corp 2200 Mission College Blvd Santa Clara, CA 95052		
intel		
Title BIXMB425BD (REV A4) BASE CARD		
Size B	Page Title 256MByte SDRAM	Rev 1.2
Date:	Friday, October 03, 2003	Sheet 8 of 31





These schematics should not be used as a reference design. Customers should consult the latest Intel IXP4XX datasheet for their design.

Intel Corp 2200 Mission College Blvd Santa Clara, CA 95052		
Title BIXMB425BD (REV A4) BASE CARD		
Size B	Page Title Ethernet Connectors	Rev 1.2
Date: Friday, October 03, 2003	Sheet 9	of 31

DESIGN NOTE:
Any one of the stackable Utopia modules can generate an interrupt to the IXP4XX. The interrupts should be active low, open drain coming from the modules.




Pull down resistors are recommended by IXP425 datasheet when the signals are not being used. These resistors are placed for the case that a Utopia PHY is not plugged in. 10K chosen to allow Utopia module to easily drive over the pull-down.



All expansion bus address and data signals that are not placed on the main connector are passed through the 40-pin connector. Most Utopia modules will not use these signals.


Shunt 1-2 to enable oscillator (default).
Shunt 2-3 to disable oscillator.
Oscillator should be disabled in the case that the clock is supplied through the module.

Pull down resistors on Utopia clocks should be populated if no oscillators are driving the clock.




These schematics should not be used as a reference design. Customers should consult the latest Intel IXP4XX datasheet for their design.

Intel Corp 2200 Mission College Blvd Santa Clara, CA 95052			intel®
Title BIXMB425BD (REV A4) BASE CARD			
Size B	Page Title Utopia-2 Connector	Rev 1.2	
Date: Friday, October 03, 2003		Sheet 10 of 31	




Resistors are recommended by IXP4XX datasheet when the signals are not being used. These resistors are placed for the case that a module is not plugged in. 10K chosen to allow the module to easily drive over the pull-down.

Pull up on HSS0_TX_DATA is placed because it is an open drain output from the IXP425.




Interrupts should be active low, open drain coming from the module.

These schematics should not be used as a reference design. Customers should consult the latest Intel IXP4XX datasheet for their design.


Intel Corp 2200 Mission College Blvd Santa Clara, CA 95052			
Title BIXMB425BD (REV A4) BASE CARD			
Size B	Page Title HSS-0 Connector		Rev 1.2
Date:	Friday, October 03, 2003	Sheet	11 of 31


Resistors are recommended by IXP4XX datasheet when the signals are not being used. These resistors are placed for the case that a module is not plugged in. 10K chosen to allow the module to easily drive over the pull-down.

Pull up on HSS1_TX_DATA is placed because it is an open drain output from the IXP425.




These schematics should not be used as a reference design. Customers should consult the latest Intel IXP4XX datasheet for their design.



Intel Corp 2200 Mission College Blvd Santa Clara, CA 95052			
Title BIXMB425BD (REV A4) BASE CARD			
Size B	Page Title HSS-1 Connector		Rev 1.2
Date: Friday, October 03, 2003		Sheet	12 of 31




16-bit HEX Display for SW DEBUG



BOARD STATUS INDICATORS



These schematics should not be used as a reference design. Customers should consult the latest Intel IXP4XX datasheet for their design.

Intel Corp 2200 Mission College Blvd Santa Clara, CA 95052			
Title BIXMB425BD (REV A4) BASE CARD			
Size B	Page Title HEX Display / Board Status Indicators		Rev 1.2
Date: Friday, October 03, 2003		Sheet 14 of 31	


IXP425 CONFIGURATION STRAPS

"ON" pulls down the expansion bus address line for configuration purposes. There are weak internal pull-ups in the IXP425.


EXPB_ADDR0 is forced low to allow 16-bit flash accesses.

EXPB_ADDR3 and EXPB_ADDR5 are reserved. No pull-down resistor should be used on these signals.


See the developer's manual for expb_addr configuration options. (available on developer.intel.com)



These schematics should not be used as a reference design. Customers should consult the latest Intel IXP4XX datasheet for their design.

Intel Corp 2200 Mission College Blvd Santa Clara, CA 95052			
Title BIXMB425BD (REV A4) BASE CARD			
Size B	Page Title Configuration Straps		Rev 1.2
Date:	Friday, October 03, 2003	Sheet	15 of 31


GPIO LEDs




All GPIOs have 16 mA drive strength except GPIO14 and GPIO15 which have 8 mA current source / sink capability. This is because GPIO 14 and 15 have the alternate function of driving clocks.

Switches allow users the flexibility to choose whether to connect an LED to each GPIO as needed. "ON" connects the LED to the GPIO. Default configuration is GPIOs connected to LEDs (all switches in "ON" position).

GPIO Header A



GPIO Header B



Headers are placed to allow flexible routing of GPIOs to those places needed in a particular design.

To use default GPIO settings, shunt each pair of pins on GPIO Header A:
1-2, 3-4, 5-6, 7-8, 9-10, 11-12, 13-14, 15-16, 17-18, 19-20, 21-22, 23-24, 25-26, 27-28, 29-30, 31-32.
Nothing should be connected on GPIO Header B.

These schematics should not be used as a reference design.
Customers should consult the latest Intel IXP4XX datasheet for their design.

Intel Corp

2200 Mission College Blvd
Santa Clara, CA 95052



Title **BIXMB425BD (REV A4) BASE CARD**

Size	5
------	---

Page Title

GPIO Routing and LEDs

Rev

Date: Friday, October 03, 2003

Sheet 16 of 3

5


4



3

2


ICC

UART (CONSOLE PORT)




 2200 Mission College Blvd Santa Clara, CA 95052			
Title BIXMB425BD (REV A4) BASE CARD			
Size B	Page Title UART PORTS		Rev 1.2
Date: Friday, October 03, 2003		Sheet 17 of 31	

USB CONNECTOR



BONUS DEVICES



These schematics should not be used as a reference design.
Customers should consult the latest Intel IXP4XX datasheet for their design.






Intel Corp
2200 Mission College Blvd
Santa Clara, CA 95052

intel®

Title **BIXMB425BD (REV A4) BASE CARD**

Size B	Page Title USB Connector / Bonus devices	Rev 1.2
-----------	---	------------


Date: Friday, October 03, 2003 Sheet 18 of 31






PCI signals must be routed exclusively to either the compact PCI connector or the PCI slots. Zero ohm resistors will be populated on only one of two signal paths. As shown, signals are routed to the PCI slots.

In order to configure the board as a compact PCI card, all resistors shown on this page to be stuffed must be unpopulated, and all unpopulated resistors should be stuffed. Also, the PCI slots and all associated circuitry must be unpopulated. A separate set of schematics will show this configuration.

These schematics should not be used as a reference design. Customers should consult the latest Intel IXP4XX datasheet for their design.

Intel Corp 2200 Mission College Blvd Santa Clara, CA 95052			
Title BIXMB425BD (REV A4) BASE CARD			
Size B	Page Title PCI Routing		Rev 1.2
Date:	Friday, October 03, 2003	Sheet	19 of 31

PCI Slot 0 Decoupling






If board is configured as a CPCI slot, none of the components on this page should be populated.

These schematics should not be used as a reference design. Customers should consult the latest Intel IXP4XX datasheet for their design.

Intel Corp 2200 Mission College Blvd Santa Clara, CA 95052		
intel		
Title BIXMB425BD (REV A4) BASE CARD		
Size B	Page Title PCI SLOT #0 (66 MHz capable)	Rev 1.2
Date: Friday, October 03, 2003	Sheet 20	of 31


PCI Slot 1 Decoupling






If board is configured as a CPCI slot, none of the components on this page should be populated.

These schematics should not be used as a reference design. Customers should consult the latest Intel IXP4XX datasheet for their design.

Intel Corp 2200 Mission College Blvd Santa Clara, CA 95052		
Title BIXMB425BD (REV A4) BASE CARD		
Size B	Page Title PCI SLOT #1 (66 MHz capable)	Rev 1.2
Date: Friday, October 03, 2003 Sheet 21 of 31		




PCI Slot 2 Decoupling



If board is configured as a CPCI slot, none of the components on this page should be populated.


These schematics should not be used as a reference design. Customers should consult the latest Intel IXP4XX datasheet for their design.


Intel Corp 2200 Mission College Blvd Santa Clara, CA 95052			
Title BIXMB425BD (REV A4) BASE CARD			
Size B	Page Title PCI SLOT #2 (33 MHz only)		Rev 1.2
Date: Friday, October 03, 2003	Sheet 23	of 31	



If board is configured as a CPCI slot, none of the components on this page should be populated.


These schematics should not be used as a reference design. Customers should consult the latest Intel IXP4XX datasheet for their design.

Intel Corp 2200 Mission College Blvd Santa Clara, CA 95052			
Title BIXMB425BD (REV A4) BASE CARD			
Size B	Page Title PCI SLOT #3 (33 MHz only)		Rev 1.2
Date:	Friday, October 03, 2003	Sheet	24 of 31




For a board configured as a PCI host, none of the components on this page should be populated. When the board is built as a CPCI slot, all components on this page are populated.


These schematics should not be used as a reference design. Customers should consult the latest Intel IXP4XX datasheet for their design.

Intel Corp 2200 Mission College Blvd Santa Clara, CA 95052			
Title BIXMB425BD (REV A4) BASE CARD			
Size B	Page Title cPCI Connector		Rev 1.2
Date: Friday, October 03, 2003		Sheet	25 of 31

PCI BUS PULL-UPS




PCI SLOT CONFIGURATION




If board is configured as a CPCI slot, none of the components on this page should be populated.


These schematics should not be used as a reference design. Customers should consult the latest Intel IXP4XX datasheet for their design.

Intel Corp 2200 Mission College Blvd Santa Clara, CA 95052			
Title BIXMB425BD (REV A4) BASE CARD			
Size B	Page Title PCI Pull-Ups and Configuration		Rev 1.2
Date:	Friday, October 03, 2003	Sheet 26 of 31	

Expansion Bus Clock Distribution



PCI Clock Distribution





These schematics should not be used as a reference design. Customers should consult the latest Intel IXP4XX datasheet for their design.

Intel Corp 2200 Mission College Blvd Santa Clara, CA 95052		
Title BIXM425BD (REV A4) BASE CARD		
Size B	Page Title PCI / Expansion Bus Clock Distribution	Rev 1.2
Date: Friday, October 03, 2003	Sheet 27 of 31	


The LTC1728 has an open drain output. Reset will be asserted if voltages fall below the following thresholds:

- 3.3V rail < 3.086V (typical)
- 2.5V rail < 2.338V (typical)
- 1.3V rail < 1.182V (typical)



Reset asserted for a minimum of 140ms.




POWER GOOD / RESET CIRCUIT



These schematics should not be used as a reference design. Customers should consult the latest Intel IXP4XX datasheet for their design.

 2200 Mission College Blvd Santa Clara, CA 95052			
Title BIXM425BD (REV A4) BASE CARD			
Size B	Page Title Reset Circuitry		Rev 1.2
Date:	Friday, October 03, 2003	Sheet	28 of 31

Power Module Connector




EN_3V3 enables +3V3 voltage regulation on the power module. When plugged used as a compactPCI card, this signal must be pulled low. Otherwise, it should be pulled high.

1.3V Regulator for IXP425 Core


Refer to the Intel® IXP4XX Product Line and IXC1100 Control Plane Processors Datasheet for the power sequencing specification.

LAYOUT NOTE:
National Semiconductor recommends that the two resistors and cap off of pin 4 and 5 be as close as possible to the IC and have very short runs

IXP425 VCC Power Measurement:
Header placed for measurement purposes only. Choice of resistor divider feedback values and a effective sense resistance of 25 mOhm ensure IXP425 will receive 1.3V +/- 5%.




Ground Headers




LAYOUT NOTE: Ground headers should be distributed on the board to provide easy ground points. Silkscreen should read "GND" on each header.


GasP Circuit




IXP425 VCCP Power Measurement



These schematics should not be used as a reference design. Customers should consult the latest Intel IXP4XX datasheet for their design.

Intel Corp 2200 Mission College Blvd Santa Clara, CA 95052			
Title BIXMB425BD (REV A4) BASE CARD			
Size B	Page Title Power Regulation		Rev 1.2
Date: Friday, October 03, 2003		Sheet 29	of 31


JTAG BOUNDARY SCAN TEST PORT




LAYOUT NOTE:
Silkscreen should read
"BOUNDARY SCAN"

TCK / TMS BUFFERS

25 ohm damping resistors built in to clock buffer.




TDI / TDO SELECTION HEADER



LAYOUT NOTE: Silkscreen should read
"SCAN CHAIN TDI / TDO OPTION"

TCK / TMS SELECTION HEADER



These schematics should not
be used as a reference
design. Customers should
consult the latest Intel IXP4XX
datasheet for their design.

Intel Corp 2200 Mission College Blvd Santa Clara, CA 95052		
Title BIXMB425BD (REV A4) BASE CARD		
Size B	Page Title JTAG Boundary Scan Test Logic	Rev 1.2
Date: Friday, October 03, 2003	Sheet 30	of 31

ICE JTAG Port

DESIGN NOTE:


For proper JTAG operation, JTG_TRST_N must be asserted at system power-on.

When not using the JTAG interface, such as in production units, JTAG_TRST_N must be pulled low.


Contact your JTAG ICE vendor for the correct circuitry to interface to your ICE.

DESIGN NOTE:

See the AppNote "Recommended JTAG Circuitry for Debug with Intel Xscale Microarchitecture. (273538)" for details on JTAG circuit.



These schematics should not be used as a reference design. Customers should consult the latest Intel IXP4XX datasheet for their design.

Intel Corp 2200 Mission College Blvd Santa Clara, CA 95052			
Title BIXMB425BD (REV A4) BASE CARD			
Size B	Page Title JTAG ICE Port		Rev 1.2
Date: Friday, October 03, 2003		Sheet 31 of 31	